收藏本站
ZY7115 15A DC-DC Intelligent POL Data Sheet
3V to 13.2V Input ? 0.5V to 5.5V Output
8.4
PWM Parameters
R/W-0
R/W-0
R/W-0
R/W-0 1)
R/W-0 1)
R/W-0 1)
R/W-0 1)
R/W-0 1)
Z-Series POLs utilize the digital PWM controller.
FRQ2
FRQ1
FRQ0
INT4
INT3
INT2
INT1
INT0
The controller enables users to program most of the
PWM performance parameters, such as switching
frequency, interleave, duty cycle, and feedback loop
compensation.
Bit 7
Bit 7:5 FRQ[2:0] : PWM Frequency Selection
000: 500kHz
001: 750kHz
010: 1000lHz
011: 1250kHz
100: 1250kHz
Bit 0
R = Readable bit
W = Writable bit
U = Unimplemented bit,
read as ‘0’
- n = Value at POR reset
Initial value depends on the state of the Interleave Mode ( IM ) Input:
8.4.1 Switching Frequency
The switching frequency can be programmed in the
GUI PWM Controller window shown in Figure 48 or
directly via the I 2 C bus by writing into the INT register
shown in Figure 49. Note that the content of the
register can be changed only when the POL is
turned off.
101: 1500kHz
110: 1750kHz
111: 2000kHz
Bit 4:0 INT[4:0] : Interleave position
00h: Ton starts with 0.0° Phase lag to SD Line
01h: Ton starts wi th 11.25° Phase lag to SD Line
02h: Ton starts with 22.50° Phase lag to SD Line
…
1Fh: Ton starts with 348.75° Phase lag to SD Line
1)
IM=Open: At POR reset the 5 corresponding ADDRESS bits are loaded
Switching actions of all POLs connected to the SD
IM=Low:
At POR reset a 0 is loaded
line are synchronized to the master clock generated
by the DPM. Each POL is equipped with a PLL and
a frequency divider so they can operate at multiples
(including fractional) of the master clock frequency
as programmed by a user. The POL converters can
operate at 500 kHz, 750 kHz, and 1 MHz. Although
synchronized, switching frequencies of different
POLs are independent of each other. It is
permissible to mix POLs operating at different
frequencies in one system. It allows optimizing
efficiency and transient response of each POL in the
system individually.
Figure 49. Interleave Configuration Register INT
8.4.2 Interleave
Interleave is defined as a phase delay between the
synchronizing slope of the master clock on the SD
pin and PWM signal of a POL. The interleave can
be programmed in the GUI PWM Controller window
or directly via the I 2 C bus by writing into the INT
register.
Every POL generates switching noise. If no
interleave is programmed, all POLs in the system
switch simultaneously and noise reflected to the
input source from all POLs is added together as
shown in Figure 50.
Figure 50. Input Voltage Noise, No Interleave
Figure 48. PWM Controller Window
MDS-0006 Rev. 3.6, 02-Jul-10
www.power-one.com
Page 26 of 34
发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

*型号 *数量 厂商 批号 封装
添加更多采购

我的联系方式

*
*
*
相关PDF资料
ZY8105G-R1 PROGBL CONVERT DC-DC 5A OUT THRU
ZY8110G PROGBL CONVERT DC-DC 10A OUT THR
ZY8140G PROGBL CONVERT DC-DC 40A OUT THU
ZY8160G PROGBL CONVERT DC-DC 60A OUT THU
0006660012 CABLE 28AWG 148MM RED
0006660013 CABLE 28AWG 300MM RED
002679-000 CABLE 22AWG TWISTED
0082226102 RIB CBL .100 100RL TIN 2POS
相关代理商/技术参数
ZY7115LG-T3 功能描述:DC/DC转换器 50 pcs RoHS:否 制造商:Murata 产品: 输出功率: 输入电压范围:3.6 V to 5.5 V 输入电压（标称）: 输出端数量:1 输出电压（通道 1）:3.3 V 输出电流（通道 1）:600 mA 输出电压（通道 2）: 输出电流（通道 2）: 安装风格:SMD/SMT 封装 / 箱体尺寸:
ZY7115L-T1 制造商:Power-One 功能描述:ZY7115 Series Single Output 0.5 V to 5.5 V Point of Load Power DC/DC Module
ZY7115L-T2 制造商:Power-One 功能描述:ZY7115 Series Single Output 0.5 V to 5.5 V Point of Load Power DC/DC Module
ZY7115L-T3 制造商:Power-One 功能描述:
ZY7120 制造商:POWER-ONE 制造商全称:Power-One 功能描述:20A DC-DC Intelligent POL Data Sheet 3V to 13.2V Input 0.5V to 5.5V Output
ZY71207G -Q1 制造商:Power-One 功能描述:
ZY7120H(G)-ln 功能描述:DC/DC转换器 "ln" - packout option RoHS:否 制造商:Murata 产品: 输出功率: 输入电压范围:3.6 V to 5.5 V 输入电压（标称）: 输出端数量:1 输出电压（通道 1）:3.3 V 输出电流（通道 1）:600 mA 输出电压（通道 2）: 输出电流（通道 2）: 安装风格:SMD/SMT 封装 / 箱体尺寸:
ZY7120HG-Q1 制造商:POWER-ONE 制造商全称:Power-One 功能描述:20A DC-DC Intelligent POL Data Sheet 3V to 13.2V Input 0.5V to 5.5V Output